FAIRCHILD

SEMICONDUCTOR TM

January 1993 Revised August 2000

SCAN182373A Transparent Latch with 25Ω Series Resistor Outputs

General Description

The SCAN182373A is a high performance BiCMOS transparent latch featuring separate data inputs organized into dual 9-bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture with the incorporation of the defined boundaryscan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- High performance BiCMOS technology
- 25Ω series resistor outputs eliminate need for external terminating resistors
- Buffered active-low latch enable
- 3-STATE outputs for bus-oriented applications
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP, IDCODE and HIGHZ instructions
- Additional instructions SAMPLE-IN, SAMPLE-OUT and EXTEST-OUT
- Power up 3-STATE for hot insert
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN182373ASSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

$AO_0 = 2$ $AO_1 = 2$ $AO_1 = 2$ $AO_2 = 2$ $GND = 4$ $AO_3 = 2$ $AO_4 = 2$ $AO_5 = 2$ $AO_6 = 2$	1 2 3 4 4 5 5 5 7 8 9 9 10 0 11	56 55 54 53 51 50 49 48 47 46	TDI Alo ALE Al ₁ Al ₂ GND Al ₃ Al ₄ V _{CC} Al ₅
$\begin{array}{c} \overline{AOE_1} \\ \overline{AO_2} \\ \overline{CND} \\ \overline{CND} \\ \overline{AO_3} \\ \overline{COC} \\ \overline{COC} \\ \overline{AO_5} \\ \overline{AO_6} \end{array}$	3 4 5 5 7 8 9 10	54 52 51 50 49 48 47	ALE AI ₁ GND AI ₃ AI ₄ V _{CC}
$\begin{array}{c} \overline{AOE_1} \\ \overline{AO_2} \\ \overline{CND} \\ \overline{CND} \\ \overline{AO_3} \\ \overline{COC} \\ \overline{COC} \\ \overline{AO_5} \\ \overline{AO_6} \end{array}$	4 5 5 7 8 9 10	54 52 51 50 49 48 47	ALE AI ₁ GND AI ₃ AI ₄ V _{CC}
A01 A02 GND A03 A04 V _{CC} A05 A06	5 5 7 8 9 10	52 51 50 49 48 47	Al ₁ Al ₂ GND Al ₃ Al ₄ V _{CC}
$\begin{array}{c} AO_2 \\ GND \\ AO_3 \\ AO_4 \\ V_{CC} \\ AO_5 \\ AO_6 \end{array}$	5 7 8 9 10	51 50 49 48 47	Al2 GND Al3 Al4 VCC
GND = 0 $AO_3 = 1$ $AO_4 = 0$ $V_{CC} = 0$ $AO_5 = 1$	7 8 9 10	50 49 48 47	GND Al ₃ Al ₄ V _{CC}
A03 - 1 A04 - 1 V _{CC} - 9 A05 - 1	8 9 10	49 48 47	- AI3 - AI4 - V _{CC}
A04 - 1 V _{CC} - 1 A05 - 1 A06 - 1	9	4 8 47	– AI ₄ – V _{CC}
V _{CC} - 1 AO ₅ - 1 AO ₆ - 1	10	47	-v _{cc}
ао ₅ — 1 ао ₆ — 1			- AI5
ао ₆ — 1	11	46	
			- Al ₆
GND - 1	12	45	— GND
A07 -	13	44	- Al7
	14	43	- AI8
	15	42	— ВІ _О
	16	41	— ві,
GND -	17	40	— GND
во ₂ — 1	18	39	— ві ₂
	19	38	— BI3
	20	37	-v _{cc}
	2 1	36	— BI4
	22	35	-BI5
	23	34	— GND
во ₆ — :	24	33	— ві ₆
BO ₇ — 3	25	32	— ві ₇
BOE1-	26	31	BLE
во ₈ — :	27	30	— ві ₈
TDO —	28	29	— тск

Pin Descriptions

Pin Names	Description	ĺ
AI ₍₀₋₈₎ , BI ₍₀₋₈₎ ALE, BLE	Data Inputs	
ALE, BLE	Latch Enable Inputs	
$\overline{AOE}_1, \overline{BOE}_1$	3-STATE Output Enable Inputs	
AO ₍₀₋₈₎ , BO ₍₀₋₈₎	3-STATE Latch Outputs	

© 2000 Fairchild Semiconductor Corporation DS011544

Truth Tables

L = LOW Voltage Level

Z = High Impedance

X = Immaterial

	Inputs		
ALE	†AOE ₁	AI (0–8)	AO (0–8)
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	AO ₀
H = HIGH Voltage I	_evel	·	

	Inputs					
BLE	†BOE ₁	BI (0–8)	BO (0–8)			
Х	Н	Х	Z			
н	L	L	L			
н	L	н	н			
L	L	Х	BO ₀			


 $BO_0 = Previous BO before H-to-L transition of BLE$


t = Inactive-to-active transition must occur to enable outputs upon power-up.

Functional Description

The SCAN182373A consists of two sets of nine D-type latches with 3-STATE standard outputs. When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs (Al₍₀₋₈₎ or Bl₍₀₋₈₎) enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its input changes. When Latch Enable is LOW, the latches store the information that was present on

the inputs a set-up time preceding the HIGH-to-LOW transition of the Latch Enable. The 3-STATE standard outputs are controlled by the Output Enable (\overline{AOE}_1 or \overline{BOE}_1) input. When Output Enable is LOW, the standard outputs are in the 2-state mode. When Output Enable is HIGH, the standard outputs are in the high impedance mode, but this does not interfere with entering new data into the latches.






Description of BOUNDARY-SCAN Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.


Scan cell TYPE 1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.




The INSTRUCTION register is an 8-bit register which captures the default value of 10000001 (SAMPLE/PRELOAD) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is no longer required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR \rightarrow EXIT1-IR \rightarrow UPDATE-IR will update the SAMPLE/PRELOAD instruction. For more information refer to the section on instruction definitions.

Instruction Register Scan Chain Definition




MSB \rightarrow LSB	
Instruction Code	Instruction
0000000	EXTEST
1000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
1111111	BYPASS
All Others	BYPASS

DATA OUT




SCAN IN (from previous cell) MOD







www.fairchildsemi.com

4





6



Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
41	AOE ₁	3	Input	TYPE1	
40	ALE	54	Input	TYPE1	
39	AOE		Internal	TYPE2	Control
38	BOE ₁	26	Input	TYPE1	Signals
37	BLE	31	Input	TYPE1	
36	BOE		Internal	TYPE2	
35	AI ₀	55	Input	TYPE1	
34	AI ₁	53	Input	TYPE1	
33	Al ₂	52	Input	TYPE1	
32	AI ₃	50	Input	TYPE1	
31	Al ₄	49	Input	TYPE1	A-in
30	AI ₅	47	Input	TYPE1	
29	AI ₆	46	Input	TYPE1	
28	AI ₇	44	Input	TYPE1	
27	AI ₈	43	Input	TYPE1	
26	BI ₀	42	Input	TYPE1	
25	BI ₁	41	Input	TYPE1	
24	BI ₂	39	Input	TYPE1	
23	BI ₃	38	Input	TYPE1	
22	BI ₄	36	Input	TYPE1	B-in
21	BI ₅	35	Input	TYPE1	
20	BI ₆	33	Input	TYPE1	
19	BI ₇	32	Input	TYPE1	
18	BI ₈	30	Input	TYPE1	
17	AO ₀	2	Output	TYPE2	
16	AO ₁	4	Output	TYPE2	
15	AO ₂	5	Output	TYPE2	
14	AO ₃	7	Output	TYPE2	
13	AO ₄	8	Output	TYPE2	A-out
12	AO ₅	10	Output	TYPE2	
11	AO ₆	11	Output	TYPE2	
10	AO ₇	13	Output	TYPE2	
9	AO ₈	14	Output	TYPE2	
8	BO ₀	15	Output	TYPE2	
7	BO ₁	16	Output	TYPE2	
6	BO ₂	18	Output	TYPE2	
5	BO3	19	Output	TYPE2	
4	BO ₄	21	Output	TYPE2	B-out
3	BO ₅	22	Output	TYPE2	
2	BO ₆	24	Output	TYPE2	
1	BO ₇	25	Output	TYPE2	
0	BO ₈	27	Output	TYPE2	

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V_{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in Disabled or Power-Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to V_{CC}
Current Applied to Output	
in LOW State (Max)	Twice the Rated I _{OL} (mA)
DC Latchup Source Current	–500 mA
Over Voltage Latchup (I/O)	10V
ESD (HBM) Min	2000V

Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate	$(\Delta V / \Delta t)$
Data Input	50 mV/ns
Enable Input	20 mV/ns

SCAN182373A

2

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit of current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Paramete	er	Vcc	Min	Тур	Max	Units	Conditions
VIH	Input HIGH Voltage			2.0			V	Recognized HIGH Signal
VIL	Input LOW Voltage					0.8	V	Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage Output		Min			-1.2	V	I _{IN} = -18 mA
V _{OH}	HIGH Voltage		Min	2.5			V	I _{OH} = -3 mA
			Min	2.0			V	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		Min			0.8	V	I _{OL} = 15 mA
I _{IH}	Input HIGH Current	All Others	Max			5	μΑ	V _{IN} = 2.7V (Note 3)
			Max			5	μΑ	$V_{IN} = V_{CC}$
		TMS, TDI	Max			5	μA	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Brea	kdown Test	Max			7	μΑ	V _{IN} = 7.0V
I _{BVIT}	Input HIGH Current Brea	kdown Test (I/O)	Max			100	μA	$V_{IN} = 5.5V$
IIL	Input LOW Current	All Others	Max			-5	μA	V _{IN} = 0.5V (Note 3)
			Max			-5	μΑ	$V_{IN} = 0.0V$
		TMS, TDI	Max			-385	μΑ	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test		0.0	4.75			V	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current		Max			50	μΑ	$V_{OUT} = 2.7V$
I _{IL} + L _{OZL}	Output Leakage Current		Max			-50		$V_{OUT} = 0.5V$
I _{OZH}	Output Leakage Current		Max			50	μA	$V_{OUT} = 2.7V$
I _{OZL}	Output Leakage Current		Max			-50	μΑ	$V_{OUT} = 0.5V$
I _{OS}	Output Short-Circuit Current		Max	-100		-275	mA	$V_{OUT} = 0.0V$
I _{CEX}	Output HIGH Leakage Current		Max			50	μΑ	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test		0.0			100	μA	$V_{OUT} = 5.5V$
								All Others Grounded
I _{CCH}	Power Supply Current		Max			250	μΑ	$V_{OUT} = V_{CC}$; TDI, TMS = V_{CC}
			Max			1.0	mA	$V_{OUT} = V_{CC}$; TDI, TMS = GND
I _{CCL}	Power Supply Current		Max			65	mA	V_{OUT} = LOW; TDI, TMS = V_{CC}
			Max			65.8	mA	V _{OUT} = LOW; TDI, TMS = GND
I _{CCZ}	Power Supply Current	ver Supply Current				250	μΑ	TDI, TMS = V_{CC}
			Max			1.0	mA	TDI, TMS = GND
сст	Additional I _{CC} /Input	All Other Inputs	Max			2.9	mA	$V_{IN} = V_{CC} - 2.1V$
		TDI, TMS Inputs	Max			3	mA	$V_{IN} = V_{CC} - 2.1V$
CCD	Dynamic I _{CC}	No Load	Max			0.2	mA/	Outputs Open
							MHz	One Bit Toggling, 50% Duty Cy

Normal Op		V _{cc}	T _A	=-40°C to +8	5°C		
Symbol	Parameter	(V)	C _L = 50 pF			Units	
		(Note 4)	Min	Тур	Max		
PLH	Propagation Delay	5.0	1.2	3.7	6.5	ns	
PHL	D to Q		2.0	4.5	7.4	115	
PLH	Propagation Delay	5.0	1.3	4.1	7.4		
PHL	LE to Q		1.8	4.5	7.3	ns	
PLZ	Disable Time	5.0	1.6	4.9	9.0	ns	
PHZ			1.8	6.0	10.7	ns	
PZL	Enable Time	5.0	1.6	6.0	9.5		
PZH			1.0	5.0	9.3	ns	

AC Operating Requirements

Symbol	Parameter	V _{CC} (V) (Note 5)	$T_A = -40^{\circ}$ C to +85°C $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units
s	Setup Time, H or L	5.0	1.7	ns
	Data to LE			
н	Hold Time, H or L	5.0	1.6	ns
	LE to Data			
w	LE Pulse Width	5.0	2.3	ns

Note 5: Voltage Range 5.0V ±0.5V

AC Electrical Characteristics

Scan Test Operation:

		V _{CC}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$			Units
		(Note 6)	Min	Тур	Max	1
PLH	Propagation Delay	5.0	3.6	5.8	8.6	ns
t _{PHL}	TCK to TDO		4.8	7.4	10.6	
t _{PLZ}	Disable Time	5.0	2.7	5.6	9.0	ns
t _{PHZ}	TCK to TDO		4.0	7.1	10.9	
t _{PZL}	Enable Time	5.0	5.2	8.6	12.5	ns
t _{PZH}	TCK to TDO		3.6	6.6	10.1	
t _{PLH}	Propagation Delay		3.9	6.4	9.5	ns
t _{PHL}	TCK to Data Out during Update-DR State	5.0	5.1	8.0	11.6	
t _{PLH}	Propagation Delay		4.7	7.7	11.3	ns
t _{PHL}	TCK to Data Out during Update-IR State	5.0	5.7	9.1	13.1	
t _{PLH}	Propagation Delay	5.0	5.5	9.2	13.6	ns
t _{PHL}	TCK to Data Out during Test Logic Reset State		6.7	10.7	15.6	
t _{PLZ}	Disable Time		4.1	7.7	12.1	ns
t _{PHZ}	TCK to Data Out during Update-DR State	5.0	4.7	8.4	12.7	
t _{PLZ}	Disable Time		4.2	8.3	13.5	ns
t _{PHZ}	TCK to Data Out during Update-IR State	5.0	4.7	9.0	14.0	
t _{PLZ}	Disable Time	5.0	5.5	10.1	15.6	
t _{PHZ}	TCK to Data Out during Test Logic Reset State		6.3	10.8	16.2	ns
t _{PZL}	Enable Time		5.8	9.6	14.2	ns
t _{PZH}	TCK to Data Out during Update-DR State	5.0	4.3	7.7	11.7	
t _{PZL}	Enable Time		6.1	11.0	16.0	ns
t _{PZH}	TCK to Data Out during Update-IR State	5.0	4.7	9.0	13.7	
t _{PZL}	Enable Time	5.0	7.3	12.5	18.3	ns
t _{PZH}	TCK to Data Out during Test Logic Reset State		5.8	10.5	15.8	

Scan Test Operation:		Vcc	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1
Symbol	Parameter	(V) (Note 7)	C _L = 50 pF	Units
Cymbol			Guaranteed Minimum	
t _S	Setup Time, Data to TCK (Note 8)	5.0	2.7	ns
t _H	Hold Time, Data to TCK (Note 8)	5.0	2.4	ns
t _S	Setup Time, H or L AOE 1, BOE 1 to TCK (Note 9)	5.0	5.1	ns
t _H	Hold Time, H or L TCK to AOE 1, BOE 1 (Note 9)	5.0	1.8	ns
t _S	Setup Time, H or L Internal AOE, BOE, to TCK (Note 10)	5.0	3.5	ns
t _H	Hold Time, H or L TCK to Internal AOE, BOE (Note 10)	5.0	1.8	ns
t _S	Setup Time ALE, BLE (Note 11) to TCK	5.0	5.1	ns
t _H	Hold Time TCK to ALE, BLE (Note 11)	5.0	1.8	ns
t _S	Setup Time, H or L TMS to TCK	5.0	7.9	ns
t _H	Hold Time, H or L TCK to TMS	5.0	1.8	ns
t _S	Setup Time, H or L TDI to TCK	5.0	6.0	ns
t _H	Hold Time, H or L TCK to TDI	5.0	3.0	ns
t _W	Pulse Width TCK H	5.0	10.3 10.3	ns
f _{MAX}	Maximum TCK Clock Frequency	5.0	50	MHz
t _{PU}	Wait Time, Power Up to TCK	5.0	100	ns
t _{DN}	Power Down Delay	0.0	100	ms

Note 8: This delay represents the timing relation Note 9: Timing pertains to BSR 38 and 41 only.

Note 10: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 11: Timing pertains to BSR 37 and 40 only.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Capacitance

Symbol	Parameter	Тур	Units	Conditions, T _A = 25°C
CIN	Input Capacitance	5.8	pF	$V_{CC} = 0.0V$
COUT	Output Capacitance (Note 12)	13.8	pF	$V_{CC} = 5.0V$

Note 12: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012

www.fairchildsemi.com

SCAN182373A

